1	I DISCLOSURE EMENT	Atty Do Serial N Applica Filing D Group:	No.: int: Pate:	02GR119554482 Not Yet Assigned (0/688, 208 Joet et al. Herewith				
U.S. PATENT DOCUMENTS								
Examiner Initials		Document Number			Name		Sub Class	Filing Date
72	AA	5,821,816	10/13/98	Patterson		331	1A V	
~~	AB	2002/0140542	10/3/02	Stock	kton .	331	11	4/3/01
	AC	6509,800						
	AD							
	AE							
	AF							
	AG			•				
	АН							
FOREIGN PATENT DOCUMENTS								
		Document Number			Country C		Sub Class	Translation
	Al							
	AJ			$\overline{\mathbf{x}}$				
	AK							· · · · · · · · · · · · · · · · · · ·
OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)								
Djemouai et al., New Frequency-Locked Loop Based on CMOS Frequency-to-Voltage Converter: Design and Implementation, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 48, No. 5, May 2001, Pages 441-449, XP002247796								
	АМ							
	AN							
	AO							
AP								
EXAMINER: 10/22/mg								WJ

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.